Introduction
The reliability of the gate oxide of MOS capacitors on 4° off-axis 4H-SiC(0001) wafer which becomes worse with the MOS interface roughness at step bunching has already been reported [1] [2] [3] [4] . On the other hand, it has been reported that CMP treatment was effective technique on an improvement of oxide reliability on 8° off-axis 4H-SiC(0001) epitaxial layer surface due to elimination of dielectric breakdown by the dislocations [5, 6] . Although the step bunchings of 4° off-axis 4H-SiC wafer are decreased by the progress of the recent epitaxial growth technique, they still exist on the epitaxial surface. In this study, we investigated influence of the surface planarization by CMP treatment on the reliability of oxide films on 4° off-axis 4H-SiC epitaxial surface by associating the evaluation of the barrier height and the charge-to-breakdown (Q bd ) value of MOS capacitor with surface roughness.
Experimental
The wafers used in this experiment were two kinds of 3-inches-diameter n-type 4° off-axis 4H-SiC(0001) epitaxial wafers with different surface morphology regarding step bunching. Typical peak-to-valley heights of step bunching on as-epitaxial surface in samples A and C are 29nm and 15nm, respectively. Samples B and D were processed by CMP for the CMP planarizing of the same lot of sample A C as epi. 15nm-step-bunting height D CMP planarizing of the same lot of sample C same epitaxial growth lot with samples A and C, respectively. The CMP treatment scraped 1μm-thick epitaxial surface off. We prepared four samples as shown in Table I . Figure 1 shows the step-bunching map of the surfaces. Gray scale in the map is calculated using the differential interference image data to derive indicator of the surface roughness and step bunching in the area of about 25×25 μm 2 . The white area indicates the rough surface with step bunching and the black area represents a smooth surface. The as-epitaxial sample A shows gray and white regions indicating that the rough areas cover the entire surface as shown in Figure 2 (sample A). The as-epitaxial sample C shows black map with locally existing white lines and white edge area. The white lines indicate local bunched steps on the relatively flat surface as shown in Figure 2 (sample C). The CMP surfaces of samples B and D are imaged as black map indicating flat surfaces.
To fabricated MOS capacitors, the oxide film with thickness of 42 nm was formed by dry oxidation at 1200°C followed by post oxidation annealing in N 2 atmosphere at 1200°C on these four samples. Two sizes of the aluminum-gate MOS capacitors of 140μm and of 400μm in diameter were fabricated. TDDB measurement was carried out using constant stress current density of 0.45mA/cm 2 .
Results and Discussion Figure 3 shows typical J-E characteristics of four samples with large-gate-size (400μmΦ) MOS capacitors. The leakage current in the region of Eg>6 MV/cm is dominated by the Fowler-Nordheim tunneling current. From the FN-plot, barrier heights were deduced to be 2.5, 2.7, 2.7 and 2.7 eV for samples A, B, C and D, respectively. Barrier height of sample A is lower than that of other samples. This result might be caused by the increase of leakage current on the step-bunching area. Figure 4 shows the barrier-height distributions of four Figure 1 Step-bunching map of the as-epitaxial surfaces (samples A and C) and the CMP surfaces (samples B and D) using a confocal microscope. The white area indicates rough surface and the black area represents smooth surface. Figure 5 shows Weibull-distribution plots for Q bd of the MOS capacitors on the four samples. The maximum Q bd values on as-epitaxial wafers (samples A and C) are different. The maximum Q bd value of sample A is about one order of magnitude lower than that of sample C. Sample C shows Weibull-distribution curve consists of two distinct distributions. In the higher Q bd distribution (Q bd >1), step bunching is not observed under the electrode, while in lower Q bd distribution (Q bd <1), step bunching exists under the electrode. The Q bd values of samples B and D are almost the same, and nearly equals to higher Q bd distribution area of the sample C.
Cross-sectional TEM observations of sample C were carried out for the purpose of evaluating the influence of the step bunching on MOS structure (in Figure 6 ). As shown in Fig. 6 (a), two bunched steps at SiO 2 /epitaxial layer interface (as shown by arrows) and thickness fluctuation of oxide were observed. The maximum oxide thickness (~55 nm) was located facing the step bunching, which is 30% thicker than the SiO 2 thickness on the terrace. The oxide-thickness fluctuation of sample A seems to be bigger than that of sample C, because step-bunching height and density of sample A are much higher than those of sample C. This fluctuation of oxide thickness causes lower Q bd values, lower barrier height and broader barrier-height distribution. On the other hand, figure 6 (b) shows a step bunching free area, and the uniform SiO 2 thickness was observed. It shows that samples B and D have high uniformity of oxide thickness. These results suggest that the surface planarization by CMP treatment improves homogeneity of in-plane distribution of oxide film thickness. Materials Science Forum Vols. 778-780
Figure 7 shows in-plane Q bd value distributions in the 3-inches-diameter wafers. The Q bd values distributions of samples A and C are not uniform. In sample A, distribution of the Q bd values tend to be low in the white area of the step-bunching map (in Figure 1) . In sample C, the green area (lower Q bd values) has step bunching under the electrode. In contrast, the CMP planarized surface has high uniformity (samples B and D).
Summary
Reliability of the gate oxides on CMP planarized surfaces were evaluated by CC-TDDB and I-V measurements, and compared with as-epitaxial surfaces. The rough surface with step bunching causes the increase of leakage current of the MOS device, and it has an influence on the oxide reliability due to the oxide thickness fluctuation. The surface flatness of SiC epitaxial wafer is one of the important factors to improve reliability of the oxide film. The epitaxial-surface planarization by CMP treatment is very effective technique for the SiC MOS device. 
